

FFT 설계 & 검증 Project

대한상공회의소 서울기술교육센터
AI 시스템 반도체 설계(2기)

1조 고종완 권희식 장찬원 서윤철

CONTENT

01

Floating Point Model
& Fixed Point Model

02

Module Simulation
& Verification

03

CBFP Simulation
& Verification

04

Synthesis

05



Trouble Shooting

06


고찰

FFT (Fast Fourier Transform)

- 고속 푸리에 변환(FFT, Fast Fourier Transform)은 이산 푸리에 변환(DFT, Discrete Fourier Transform)을 효율적으로 계산하기 위한 알고리즘



영상 처리



OFDM



PART 1. Floating Point Model & Fixed Point Model

FFT (Fast Fourier Transform)

Floating-point FFT

•목적: 알고리즘 검증, 기능 구현

•특징:

- 정밀도(Precision)가 매우 높음.
- 오버플로(Overflow), 언더플로(Underflow) 문제 적음.
- 소프트웨어 기반 시뮬레이션(MATLAB, Python)에서 정확한 기준값 제공.

•용도:

- 알고리즘의 동작을 확인.
- Fixed-Point 설계 전에 레퍼런스 모델로 사용.

Fixed-point FFT

•목적: 하드웨어 구현

•특징:

- 정수 + 소수 부분을 비트 폭 제한으로 표현.
- 오버플로, 스케일링(Shift) 관리 필요.
- FPGA, ASIC 설계에서 자원(LUT, DSP) 최적화 가능.


•용도:

- RTL 설계, FPGA/ASIC 구현.
- 연산 복잡도를 줄여 고속 연산 가능.

FFT (Fast Fourier Transform)

MATLAB









FFT Block Diagram



FFT (Fast Fourier Transform)

MATLAB


FFT BLOCK DIAGRAM



FFT (Fast Fourier Transform)

MATLAB



```
fac8_0 = [1, 1, 1, -j];  
fac8_1 = [256, 256, 256, -j*256, 256, 181-j*181, 256, -181-j*181];
```



FFT (Fast Fourier Transform)


MATLAB

Fixed Point FFT




FFT (Fast Fourier Transform)

Hardware Block Diagram



FFT (Fast Fourier Transform)

FFT BLOCK DIAGRAM



SQNR(Signal-to-Quantization Noise Ratio)

양자화 오류의 정도를 나타내는 지표

SQNR이 높을수록 양자화 잡음이 적고, 원본 신호와 양자화된 신호 유사도 증가

SQNR과 양자화 잡음

양자화 잡음은 아날로그 신호를
디지털로 변환할 때 발생하는 오차

신호의 세부 사항이 소실되거나
오차가 발생하는 과정에서 발생

SQNR과 CBFP





CBFP는 고정소수점 연산에서 발생하는
양자화 오류를 줄이기 위해 사용

CBFP는 동적 비트폭 조절을 통해
양자화 오류를 줄이고, SQNR을 향상







PART 2. Module Simulation & Verification





Module0 – step0_0



Module0 – step0_1





Module0 – step0_2



Module1 – step1_0



```
= step1_0

Ver [clk]
Ver [rstn]
Ver [valid_input]
Ver [bfly02_i[0:511][10:0]]
Ver [bfly02_q[0:511][10:0]]
Ver [bfly10_i[0:511][11:0]]
Ver [bfly10_q[0:511][11:0]]
Ver [valid_bf0_out]
Ver [sat_out_i[0:511][11:0]]
Ver [sat_out_q[0:511][11:0]]
Ver [valid_saturation_out]
Ver [bfly10_tmp_out_i[0:511][11:0]]
Ver [bfly10_tmp_out_q[0:511][11:0]]
Ver [valid_fac8_0_out]
```







```
= step1_0

Ver [clk]
Ver [rstn]
Ver [valid_input]
Ver [bfly02_i[0:511][10:0]]
Ver [bfly02_q[0:511][10:0]]
Ver [bfly10_i[0:511][11:0]]
Ver [bfly10_q[0:511][11:0]]
Ver [valid_bf0_out]
Ver [sat_out_i[0:511][11:0]]
Ver [sat_out_q[0:511][11:0]]
Ver [valid_saturation_out]
Ver [bfly10_tmp_out_i[0:511][11:0]]
Ver [bfly10_tmp_out_q[0:511][11:0]]
Ver [valid_fac8_0_out]
```




Module1 – step1_1




Module1 – step1_2





```
valid_bfly11_out
= step1_2
bfly12_tmp_i[0:511][14:0]
bfly12_tmp_q[0:511][14:0]
valid_bfly12_tmp_out
pre_bfly12_i[0:511][24:0]
pre_bfly12_q[0:511][24:0]
valid_mul_twf_m1_out
pre_bfly12_real_buf[0:511][24:0]
pre_bfly12_imag_buf[0:511][24:0]
bfly12_i[0:511][11:0]
bfly12_q[0:511][11:0]
valid_output
```







```
valid_bfly11_out
= step1_2
bfly12_tmp_i[0:511][14:0]
bfly12_tmp_q[0:511][14:0]
step1_1
STRING FORMAT ERROR AT POSITION 1
pre_bfly12_q[0:511][24:0]
valid_mul_twf_m1_out
pre_bfly12_real_buf[0:511][24:0]
pre_bfly12_imag_buf[0:511][24:0]
valid_start_out
bfly12_i[0:511][11:0]
bfly12_q[0:511][11:0]
valid_output
```







Module2 – step2_0



Module2 – step2_1




Module2 – step2_2





PART 3. CBFP Simulation & Verification

CBFP




목적: 고정소수점 연산에서 공동 스케일링을 적용해 동적 범위 확장 및 오버플로 방지.

방식: 블록 단위로 입력 데이터의 최소 Headroom 탐색 → Shift 스케일링 적용

장점: 정밀도 유지 + 하드웨어 효율성 확보, FFT 등 대규모 연산에서 메모리와 연산자 절약

CBFP



8개 블록
블록당 data 64개

64개 블록
블록당 data 8개

CBFP

MSB == 1

```
if ((d
case
23'b111111111111111111111111: headroom <= 22;
23'b11111111111111111111111?: headroom <= 21;
23'b1111111111111111111111?: headroom <= 20;
23'b1111111111111111111111??? headroom <= 19;
23'b1111111111111111111111??? headroom <= 18;
23'b1111111111111111111111??? headroom <= 17;
23'b1111111111111111111111??? headroom <= 16;
23'b1111111111111111111111??? headroom <= 15;
23'b1111111111111111111111??? headroom <= 14;
23'b1111111111111111111111??? headroom <= 13;
23'b1111111111111111111111??? headroom <= 12;
23'b1111111111111111111111??? headroom <= 11;
23'b1111111111111111111111??? headroom <= 10;
23'b1111111111111111111111??? headroom <= 9;
23'b1111111111111111111111??? headroom <= 8;
23'b1111111111111111111111??? headroom <= 7;
23'b1111111111111111111111??? headroom <= 6;
23'b1111111111111111111111??? headroom <= 5;
23'b1111111111111111111111??? headroom <= 4;
23'b1111111111111111111111??? headroom <= 3;
23'b1111111111111111111111??? headroom <= 2;
23'b1111111111111111111111??? headroom <= 1;
23'b1111111111111111111111??? headroom <= 0;
```

MSB == 0

```
end
ov
end
case
23'b000000000000000000000000: headroom <= 22;
23'b00000000000000000000000?: headroom <= 21;
23'b00000000000000000000000?: headroom <= 20;
23'b0000000000000000000000??? headroom <= 19;
23'b0000000000000000000000??? headroom <= 18;
23'b0000000000000000000000??? headroom <= 17;
23'b0000000000000000000000??? headroom <= 16;
23'b0000000000000000000000??? headroom <= 15;
23'b0000000000000000000000??? headroom <= 14;
23'b0000000000000000000000??? headroom <= 13;
23'b0000000000000000000000??? headroom <= 12;
23'b0000000000000000000000??? headroom <= 11;
23'b0000000000000000000000??? headroom <= 10;
23'b0000000000000000000000??? headroom <= 9;
23'b0000000000000000000000??? headroom <= 8;
23'b0000000000000000000000??? headroom <= 7;
23'b0000000000000000000000??? headroom <= 6;
23'b0000000000000000000000??? headroom <= 5;
23'b0000000000000000000000??? headroom <= 4;
23'b0000000000000000000000??? headroom <= 3;
23'b0000000000000000000000??? headroom <= 2;
23'b0000000000000000000000??? headroom <= 1;
23'b0000000000000000000000??? headroom <= 0;
default: headroom <= 23;
endcase
over <= 1;
```

구현내용



과정	설명	구현 방법
mag_detect	headroom을 찾는 단계	MUX(case)
min_detect	최솟값을 찾는 단계	조합 논리
shift	스케일링 단계	shift 연산자(<<< , >>>)

CBFP

BLOCK



12bit

Decimal	Binary	headroom
-20	1111 1110 1100	6
-10	1111 1111 0110	7
0	0000 0000 0000	11
10	0000 0000 1010	7
20	0000 0001 0100	6
30	0000 0001 1110	6
40	0000 0010 1000	5
50	0000 0011 0010	5



7bit


Binary	
1	10 1100
1	11 0110
0	00 0000
0	00 1010
0	01 0100
0	01 1110
0	10 1000
0	11 0010

CBFP02

23bit를 11bit로 스케일링 하기


CBFP12

25bit를 12bit로 스케일링 하기



512 / FSM, CNT

V1





16 / CNT


V2

512 / FSM, CNT → Input: cosine(pre_bfly02)


16개씩 처리



Latency: 68clk





16 / CNT → Input: cosine(pre_bfly02)



Latency: 38clk

16 / CNT → Input: random(pre_bfly02)



CBFP02 AREA

```
*****
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CBFP_02
Version: V-2023.12-SP5-4
Date   : Mon Aug  4 17:54:25 2025
*****

# A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_25C  Library: GF22FDX_SC7P5T
Wire Load Model Mode: enclosed

Startpoint: GEN_HEADROOM_0_u_hd_in/headroom_reg_3
            (rising edge-triggered flip-flop clocked by cnt_clk)
Endpoint:  temp_in_reg_1_2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
Path Group: cnt_clk
Path Type: max

Point      Incr      Path
-----
clock cnt_clk (rise edge)      0.00      0.00
clock network delay (ideal)     0.00      0.00
GEN_HEADROOM_0_u_hd_in/headroom_reg_3_CLK (SC7P5T_SOFFFQK1_A_CSC20L)  0.00      0.00 r
GEN_HEADROOM_0_u_hd_in/headroom_reg_3_Q (SC7P5T_SOFFFQK2_A_CSC20L)  43.03      43.03 f
GEN_HEADROOM_0_u_hd_in/headroom[3] (headroom_detect_23_00)          0.00      43.03 f
U411207/2 (SC7P5T_MK12K1_CSC20L)  21.41      64.44 f
U258974/2 (SC7P5T_INV1_CSC20L)    8.38      72.82 r
U258973/2 (SC7P5T_OA121K1_CSC20L) 11.15      83.97 f
U247864/2 (SC7P5T_OA121K1_CSC20L) 16.15      100.12 f
U254118/2 (SC7P5T_MK2K1_CSC20L)   22.74      122.85 f
U411377/2 (SC7P5T_MK12K1_CSC20L)  34.19      157.05 f
U411339/2 (SC7P5T_OA121K1_CSC20L)  24.18      181.23 f
U259344/2 (SC7P5T_OA121K1_CSC20L)  38.95      220.18 f
U411331/2 (SC7P5T_MK12K1_CSC20L)  33.33      253.51 f
U411337/2 (SC7P5T_OA121K1_CSC20L)  25.38      278.89 f
U259363/2 (SC7P5T_OA121K1_CSC20L)  27.72      306.61 f
U411336/2 (SC7P5T_MK2K1_M0_CSC20L) 15.19      321.80 r
U247504/2 (SC7P5T_AO121K1_CSC20L) 14.06      335.86 f
U411341/2 (SC7P5T_AO121K1A0_CSC20L) 24.58      360.44 f
U411340/2 (SC7P5T_MK2K1_CSC20L)   12.09      372.53 f
U411347/2 (SC7P5T_OA121K1_CSC20L)  14.75      387.28 f
U411352/2 (SC7P5T_OA122K1_CSC20L)  19.49      406.77 f
U411353/2 (SC7P5T_OA121K1_CSC20L)  20.63      427.40 f
U248021/2 (SC7P5T_INV2_CSC20L)    11.11      438.51 f
U249020/2 (SC7P5T_INV2_CSC20L)    7.42      445.93 f
U259455/2 (SC7P5T_OA121K1_CSC20L) 12.43      458.36 f
U254104/2 (SC7P5T_MK12K1_CSC20L)  15.57      473.93 f
U251448/2 (SC7P5T_OA121K1_CSC20L)  20.20      494.13 f
U247504/2 (SC7P5T_INV2_CSC20L)   14.11      508.24 f
U251939/2 (SC7P5T_MK2K1_CSC20L)    8.90      517.14 f
U411361/2 (SC7P5T_OA121K1_CSC20L) 11.94      529.08 f
U259448/2 (SC7P5T_MK2K1_CSC20L)  10.53      539.61 f
U259448/2 (SC7P5T_OA121K1_CSC20L) 18.93      558.54 f
U411368/2 (SC7P5T_MK12K1_CSC20L)  29.91      588.45 f
U411372/2 (SC7P5T_OA122K1_CSC20L)  23.48      611.93 f
U411373/2 (SC7P5T_OA122K1_CSC20L)  25.59      637.52 f
U411374/2 (SC7P5T_INV2_CSC20L)   12.21      649.73 f
U259550/2 (SC7P5T_OA121K1_CSC20L) 17.79      667.52 f
U254008/2 (SC7P5T_OA121K1_CSC20L) 19.43      686.95 f
U411997/2 (SC7P5T_MK12K1_CSC20L)  33.80      720.75 f
U411997/2 (SC7P5T_OA121K1_CSC20L)  27.40      748.15 f
U411998/2 (SC7P5T_MK2K1_M0_CSC20L) 19.51      767.66 f
U412000/2 (SC7P5T_MK12K1_CSC20L)  32.99      800.65 f
U412005/2 (SC7P5T_OA121K1_CSC20L)  23.75      824.40 f
U259552/2 (SC7P5T_MK2K1_M0_CSC20L) 17.15      841.55 f
U259401/2 (SC7P5T_MK2K1_A_CSC20L)  38.29      879.84 f
U259402/2 (SC7P5T_INV2_CSC20L)    9.20      889.04 f
U258280/2 (SC7P5T_OA1K1_CSC20L)   27.59      916.63 f
U259422/2 (SC7P5T_MK12K1_CSC20L)  27.01      943.64 f
U259095/2 (SC7P5T_AO121K1_M0_CSC20L) 23.78      967.42 f
U412017/2 (SC7P5T_OA121K1_CSC20L)  22.38      989.80 f
U254106/2 (SC7P5T_MK2K1_CSC20L)  40.10      1030.00 f
U254106/2 (SC7P5T_INV2_CSC20L)    9.95      1039.95 f
U412024/2 (SC7P5T_OA121K1_CSC20L) 17.49      1057.44 f
U412025/2 (SC7P5T_OA121K1_CSC20L) 17.28      1074.72 f
U412026/2 (SC7P5T_MK12K1_CSC20L)  32.49      1107.21 f
U412017/2 (SC7P5T_OA121K1_CSC20L)  21.70      1128.91 f
U259450/2 (SC7P5T_OA121K1_CSC20L)  30.12      1159.03 f
U251913/2 (SC7P5T_INV2_CSC20L)   10.47      1169.50 f
U247408/2 (SC7P5T_MK12K1_CSC20L)  30.78      1200.28 f
U254005/2 (SC7P5T_OA121K1_CSC20L)  24.47      1224.75 f
U263076/2 (SC7P5T_OA121K1_CSC20L)  24.70      1249.45 f
U251909/2 (SC7P5T_INV4_CSC20L)   21.43      1270.88 f
U258969/2 (SC7P5T_MK2K1_CSC20L)  14.09      1284.97 f
U412042/2 (SC7P5T_OA121K1_CSC20L)  22.02      1306.99 f
temp_in_reg_1_2_0 (SC7P5T_SOFFFQK1_S_CSC20L) 0.00      1306.99
data arrival time                  1300.06

clock cnt_clk (rise edge)          1400.00      1400.00
clock network delay (ideal)         0.00      1400.00
clock uncertainty                    -50.00      1350.00
temp_in_reg_1_2_0_CLK (SC7P5T_SOFFFQK1_S_CSC20L) 0.00      1350.00 r
library setup time                  1300.18
data required time                   1300.18
-----
data required time                  1300.18
data arrival time                   -1300.06
-----
slack (MET)                        0.12
```

```
GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_
PP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports: 41236
Number of nets: 241535
Number of cells: 216783
Number of combinational cells: 204709
Number of sequential cells: 11974
Number of macros/black boxes: 0
Number of buf/inv: 48747
Number of references: 270

Combinational area: 64211.568428
Buf/Inv area: 8959.956063
Noncombinational area: 19120.442858
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (No wire load specified)

Total cell area: 83332.011285
Total area: undefined
```

```
GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_
PP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports: 2272
Number of nets: 15898
Number of cells: 14085
Number of combinational cells: 9013
Number of sequential cells: 5002
Number of macros/black boxes: 0
Number of buf/inv: 2296
Number of references: 182

Combinational area: 3681.561600
Buf/Inv area: 938.625587
Noncombinational area: 9503.879788
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (No wire load specified)

Total cell area: 13185.441388
Total area: undefined
```

```
Information: Updating design information... (U10-16)
Warning: Design 'CBFP_02' contains 3 high-fanout nets. A fanout number of 1000
*****
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CBFP_02
Version: V-2023.12-SP5-4
Date   : Mon Aug  4 15:43:14 2025
*****

# A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_25C  Library: GF22FDX_SC7P5T
Wire Load Model Mode: enclosed

Startpoint: GEN_HEADROOM_1_u_hd_in/headroom_reg_4
            (rising edge-triggered flip-flop clocked by cnt_clk)
Endpoint:  group_min_reg_0_0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
Path Group: cnt_clk
Path Type: max

Point      Incr      Path
-----
clock cnt_clk (rise edge)      0.00      0.00
clock network delay (ideal)     0.00      0.00
GEN_HEADROOM_1_u_hd_in/headroom_reg_4_CLK (SC7P5T_SOFFFQK4_CSC20L)  0.00      0.00 r
GEN_HEADROOM_1_u_hd_in/headroom_reg_4_Q (SC7P5T_SOFFFQK4_CSC20L)  55.90      55.90 f
GEN_HEADROOM_1_u_hd_in/headroom[4] (headroom_detect_23_28)          0.00      55.90 f
U3680/2 (SC7P5T_MK21K1_CSC20L)  21.55      77.45 f
U3681/2 (SC7P5T_MK22K1_CSC20L)  11.58      89.03 f
U7086/2 (SC7P5T_OA121K1_CSC20L) 14.23      103.26 f
U4042/2 (SC7P5T_MK2K1_CSC20L)   10.37      113.63 f
U7087/2 (SC7P5T_MK2K1_CSC20L)   16.73      130.36 f
U3689/2 (SC7P5T_OA121K1_CSC20L) 13.89      144.25 f
U3690/2 (SC7P5T_MK21K1_CSC20L)  20.38      164.63 f
U3692/2 (SC7P5T_MK2K1_CSC20L)   12.62      177.25 f
U3681/2 (SC7P5T_OA121K1_CSC20L) 15.91      193.16 f
U3689/2 (SC7P5T_MK22K1_M0_CSC20L) 12.54      205.70 f
U3693/2 (SC7P5T_OA121K1_CSC20L)  10.74      216.44 f
U3699/2 (SC7P5T_OA121K1_CSC20L)  18.28      234.72 f
U3688/2 (SC7P5T_MK2K1_M0_CSC20L) 16.72      251.44 f
U3694/2 (SC7P5T_OA121K1_CSC20L)  10.64      262.08 f
U3614/2 (SC7P5T_AO121K1_M0_CSC20L) 10.80      272.88 f
U3684/2 (SC7P5T_OA121K1_CSC20L) 19.10      291.98 f
U3691/2 (SC7P5T_AO122K1_CSC20L)  21.55      313.53 f
U3687/2 (SC7P5T_MK2K1_M0_CSC20L)  16.90      330.43 f
U7098/2 (SC7P5T_OA121K1_CSC20L) 12.14      342.57 f
U7099/2 (SC7P5T_AO121K1_M0_CSC20L) 21.40      363.97 f
U7049/2 (SC7P5T_OA121K1_CSC20L) 17.74      381.71 f
U3693/2 (SC7P5T_OA121K1_CSC20L) 21.42      403.13 f
U3612/2 (SC7P5T_MK2K1_M0_CSC20L)  8.37      411.50 f
U3692/2 (SC7P5T_OA121K1A02_CSC20L) 13.62      425.12 f
U3612/2 (SC7P5T_MK21K1_CSC20L)  23.01      448.13 f
U2622/2 (SC7P5T_MK2K1_M0_CSC20L)   8.37      456.50 f
U3692/2 (SC7P5T_OA121K1A02_CSC20L) 13.62      470.12 f
U3612/2 (SC7P5T_MK21K1_CSC20L)  23.01      493.13 f
U4047/2 (SC7P5T_OA121K1_CSC20L)  22.10      515.23 f
U3693/2 (SC7P5T_MK2K1_CSC20L)  13.22      528.45 f
U7095/2 (SC7P5T_OA121K1_CSC20L)  17.53      545.98 f
U3612/2 (SC7P5T_OA121K1_CSC20L)  29.11      575.09 f
U3616/2 (SC7P5T_OA121K1_CSC20L)  21.87      596.96 f
U3610/2 (SC7P5T_MK12K1_CSC20L)  29.83      626.79 f
U7092/2 (SC7P5T_OA121K1_CSC20L)  23.56      650.35 f
U7103/2 (SC7P5T_OA121K1_CSC20L)  20.91      671.26 f
U6093/2 (SC7P5T_INV2_CSC20L)   12.58      683.84 f
U6092/2 (SC7P5T_MK2K1_M0_CSC20L) 15.23      699.07 f
U7102/2 (SC7P5T_OA121K1_CSC20L)  20.91      719.98 f
U3612/2 (SC7P5T_MK2K1_CSC20L)  19.53      739.51 f
U3615/2 (SC7P5T_MK2K1_CSC20L)  12.01      751.52 f
U3624/2 (SC7P5T_OA121K1_CSC20L)  10.26      761.78 f
U3610/2 (SC7P5T_OA121K1_CSC20L)  20.60      782.38 f
U7133/2 (SC7P5T_OA121K1_CSC20L)  17.49      799.87 f
U7139/2 (SC7P5T_MK2K1_CSC20L)  17.00      816.87 f
U6092/2 (SC7P5T_MK2K1_CSC20L)  10.29      827.16 f
U6092/2 (SC7P5T_INV2_CSC20L)    9.66      836.82 f
U7140/2 (SC7P5T_AO121K1_CSC20L)  20.07      856.89 f
U6092/2 (SC7P5T_MK2K1_CSC20L)  20.70      877.59 f
U6096/2 (SC7P5T_INV4_CSC20L)   10.55      888.14 f
U7108/2 (SC7P5T_MK12K1_CSC20L)  29.90      918.04 f
U4012/2 (SC7P5T_OA121K1A01_CSC20L) 25.24      943.28 f
U3619/2 (SC7P5T_MK2K1_CSC20L)  28.53      971.81 f
U5622/2 (SC7P5T_MK2K1_CSC20L)  19.59      991.40 f
U5623/2 (SC7P5T_MK2K1_CSC20L)  11.41      1002.81 f
U2626/2 (SC7P5T_OA121K1_CSC20L)   9.94      1012.75 f
U2622/2 (SC7P5T_MK2K1_CSC20L)  11.57      1024.32 f
U3619/2 (SC7P5T_MK2K1_CSC20L)  15.90      1040.22 f
U2623/2 (SC7P5T_MK2K1_CSC20L)  15.94      1056.16 f
U6071/2 (SC7P5T_MK2K1_M0_CSC20L) 13.17      1069.33 f
U7108/2 (SC7P5T_OA121K1_CSC20L)  10.50      1079.83 f
U3617/2 (SC7P5T_OA121K1_CSC20L)  17.71      1097.54 f
U3610/2 (SC7P5T_MK12K1_CSC20L)  21.18      1118.72 f
U3619/2 (SC7P5T_MK12K1_CSC20L)  23.06      1141.78 f
U3610/2 (SC7P5T_MK12K1_CSC20L)  25.00      1166.78 f
U6099/2 (SC7P5T_OA121K1_CSC20L)  16.28      1183.06 f
U7094/2 (SC7P5T_OA121K1_CSC20L)  24.66      1207.72 f
U5622/2 (SC7P5T_MK2K1_CSC20L)  16.10      1223.82 f
U5693/2 (SC7P5T_INV2_CSC20L)  11.22      1235.04 f
group_min_reg_0_0_0 (SC7P5T_SOFFFQK4_CSC20L) 0.00      1235.04
data arrival time                  1239.94

clock cnt_clk (rise edge)          1400.00      1400.00
clock network delay (ideal)         0.00      1400.00
clock uncertainty                    -50.00      1350.00
group_min_reg_0_0_0_CLK (SC7P5T_SOFFFQK4_CSC20L) 0.00      1350.00 r
library setup time                  1300.18
data required time                   1300.18
-----
data required time                  1300.18
data arrival time                   -1239.94
-----
slack (MET)                        0.24
```


512 / FSM, CNT

16 / CNT


CBFP 결과

CBFP02

bfly02 (cosine)



=




<Fixed Model>


<RTL>

CBFP12

bfly12



=



<Fixed Model>

<RTL>



PART 4. Synthesis

Setup Timing Check

- SQNR (Set up Timing 체크에서 slack 0.54ps로 타이밍 요구사항 만족(MET))

```
clock cnt_clk (rise edge)                1400.00    1400.00
clock network delay (ideal)                0.00    1400.00
clock uncertainty                          -50.00    1350.00
u1_module0/u1_cbfp02/temp_im_reg_0__1_/CLK (SC7P5T_SDFFRQX1_S_CSC20L)
||||| 0.00    1350.00 r
library setup time                        -53.39    1296.61
data required time                        1296.61
-----
data required time                        1296.61
data arrival time                        -1296.07
-----
slack (MET)                               0.54
```

Cell Count & Area Report

- 합성된 회로는 총 2,579,028,72의 셀 면적을 가지며, 약 264만 개의 셀로 구성

```
Library(s) Used:
  GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (Fi

Number of ports:          1110800
Number of nets:           3617970
Number of cells:          2648318
Number of combinational cells: 1575626
Number of sequential cells: 1061152
Number of macros/black boxes: 0
Number of buf/inv:        342339
Number of references:      6


Combinational area:       656223.876991
Buf/Inv area:             56956.743001
Noncombinational area:    1922804.843500
Macro/Black Box area:     0.000000
Net Interconnect area:    undefined (No wire load specified)

Total cell area:          2579028.720491
Total area:               undefined
```

Synthesis 현재 상황



Alveo U200 Data Center Accelerator Card



```
# Clock constraint
create_clock -name sys_clk -period 10 [get_ports clk]

# IOSTANDARD 설정 (PACKAGE_PIN은 지정 안 함)
set_property IOSTANDARD LVCMOS18 [get_ports clk]
```

DRG (2 errors)

Pin Planning (2 errors)

- [DRC NSTD-1] Unspecified IO Standard: 1 out of 1 logical ports use IO standard (IOSTANDARD) value 'DEFAULT'. Instead of a user assigned specific value, this may cause IO contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all IO standards. This design will fail to generate a bitstream unless all logical ports have a user specified IO standard value defined. To allow bitstream creation with unspecified IO standard values (not recommended), use this command: `set_property SEVERITY {Warning} [get_drc_checks NSTD-1]`. NOTE: When using the Vivado Run Infrastructure (e.g. `launch_runs Tcl` command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: [clk](#).
- [DRC UCIO-1] Unconstrained Logical Port: 1 out of 1 logical ports have no user assigned specific location constraint (LOC). This may cause IO contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined. To allow bitstream creation with unspecified pin locations (not recommended), use this command: `set_property SEVERITY {Warning} [get_drc_checks UCIO-1]`. NOTE: When using the Vivado Run Infrastructure (e.g. `launch_runs Tcl` command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: [clk](#).


● [Vivado 12-1345] Error(s) found during DRG. Bitgen not run.

Timing

Worst Negative Slack (WNS):	-0.548 ns
Total Negative Slack (TNS):	-600.758 ns
Number of Failing Endpoints:	3199
Total Number of Endpoints:	1705469


FFT Module0 간 비교

V1



Operates all 512 Points all at once

V2



Latency Increases at steps pass

FFT Module0 간 비교

	V1(512)	V2(16)	%
Area	914317	114247	87.5% 감소
LUT	338854	26673	92.1% 감소
Registers	294883	37203	87.3% 감소
Setup Time	1.52 (Slack Met)	28.66 (Slack Met)	
Latency	17	54	68% 증가

PART 5. Trouble Shooting


Indexsum 계산 수정

문제점

- Saturation 처리 없음
- 비트 폭이 정확하게 처리되지 않음

수정 전 코드

```
always_ff @(posedge clk or negedge rstn) begin
    if (!rstn) begin
        for (int kk = 0; kk < 512; kk++) begin
            indexsum_re_reg[kk] <= '0;
            indexsum_im_reg[kk] <= '0;
        end
    end else if (valid_in) begin
        for (int kk = 0; kk < 512; kk++) begin
            indexsum_re_reg[kk] = index1_re[kk] + index2_re[kk];
            indexsum_im_reg[kk] = index1_im[kk] + index2_im[kk];
        end
    end
end
```



수정

- 조합 논리 변경
- Saturation 처리 추가

수정된 코드

```
always_comb begin
    for (int kk = 0; kk < 512; kk++) begin
        indexsum_re_reg[kk] = index1_re[kk] + index2_re[kk];
        indexsum_im_reg[kk] = index1_im[kk] + index2_im[kk];
        // Saturate if the result exceeds 6-bit range
        if (indexsum_re_reg[kk] > 6'h3F) begin
            indexsum_re_reg[kk] = 6'h3F;
        end
        if (indexsum_im_reg[kk] > 6'h3F) begin
            indexsum_im_reg[kk] = 6'h3F;
        end
    end
end
```

Shift 연산 음수 값 처리

문제점

- Shift 연산에서 음수 값 처리 부분에서 문제 발생
- Bit shift 연산을 양수만 처리하는 알고리즘 설계

```
//
shift_val_re[i] = 9 - indexsum_re[i];
if (indexsum_re[i] >= 6'd23)
    re_bfly22_pipe[i] <= '0;
else if (shift_val_re[i] > 0)
    re_bfly22_pipe[i] <= bfly22_tmp_re[i] <<< shift_val_re[i];
else
    re_bfly22_pipe[i] <= bfly22_tmp_re[i];
```



수정

- Shift 할 값이 양수일 경우 왼쪽 shift 연산을 하고, 음수일 경우 오른쪽 shift 연산을 수행하도록 수정

```
//
shift_val_re[i] = 9 - indexsum_re[i];
if (indexsum_re[i] >= 6'd23)
    re_bfly22_pipe[i] <= '0;
else if (shift_val_re[i] > 0)
    re_bfly22_pipe[i] <= bfly22_tmp_re[i] <<< shift_val_re[i];
else if (shift_val_re[i] < 0)
    re_bfly22_pipe[i] <= bfly22_tmp_re[i] >>> -shift_val_re[i];
else
    re_bfly22_pipe[i] <= bfly22_tmp_re[i];
```

Shift 연산 음수 값 처리

문제

- 상수로 저장할 값을 logic 타입으로 선언하여 합성중 최적화 과정에서 꼭 필요한 레지스터가 제거되는 현상 발생
- 이로 인해 합성이 모두 진행되었음에도 불구하고, 합성 결과는 비어있게 됨.

```
logic signed [COEFF_WIDTH-1:0] coeffs [0:TAP_NUM-1] = '{
    16'sd0, -16'sd1, 16'sd1, 16'sd0, -16'sd1, 16'sd2, 16'sd0, -16'sd2,
    16'sd2, 16'sd0, -16'sd6, 16'sd8, 16'sd10, -16'sd28, -16'sd14, 16'sd111,
    16'sd196, 16'sd111, -16'sd14, -16'sd28, 16'sd10, 16'sd8, -16'sd6, 16'sd0,
    16'sd2, -16'sd2, 16'sd0, 16'sd2, -16'sd1, 16'sd0, 16'sd1, -16'sd1,
    16'sd0
};
```

수정

- logic이 아닌 parameter로 변경하여 해결

```
Information: The register 'shift_reg_reg[27][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[27][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[26][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[25][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[25][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[24][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[23][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[23][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[22][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[22][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[21][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[20][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[20][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[19][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[19][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[18][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[18][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[17][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[17][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[16][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[15][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[15][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[14][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[14][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[13][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[12][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[12][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[11][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[11][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[10][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[9][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[9][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[8][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[7][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[7][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[6][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[5][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[5][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[4][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[4][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[32][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[31][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[31][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[30][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[29][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[29][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[28][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[27][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[27][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[26][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[26][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[25][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[25][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[24][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[23][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[23][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[22][5]' will be removed. (OPT-1207)
Information: The register 'shift_reg_reg[22][5]' will be removed. (OPT-1207)
```

PART 6. 고찰

고찰

- 비트 폭 불일치 문제
모듈 인스턴스 및 시뮬레이션 과정에서 신호 비트 폭 차이로 디버깅 어려움 발생
-> 초기 데이터 폭 정의의 중요성 인식
- 설계 스타일 차이, 팀원 간 코딩 스타일 불일치로 통합 과정에서 추가 조율 필요
-> 코딩 컨벤션 확립 필요성 확인
- 요구사항 분석 보완
초기 스펙 해석 부족으로 설계 방향 설정 지연 -> 요구사항 정리 및 문서화 강화 필요

감사합니다.