광운튜터링 RTL CODING 실습 및 FPGA에 실제 IP 설계 (UART 송수신)

2023-12-26

임성원 (광운대학교 전자재료공학과) - 조장

고종완 (광운대학교 전통신공학과) - 조원

최진혁 (광운대학교 전자재료공학과) - 조원

이민지 (광운대학교 전자재료공학과) - 조원




Contents

- ➤ Brainstorming [Sept 18 24]
- Specification of IP UART [Sept 15 Oct 30]
- Simple Chatting program [Oct 31– Nov 02]
- Capturing the Signal [Oct 31– Nov 02]
- ➤ Hardware Implementation [Oct 3 Oct 12]
- > FPGA(Quartus Synthesis and DE1-SoC board Upload) [Oct 20 Oct 26]
- Project Integration [Oct 27 Dec 17]
- Result and Summary [Oct 27 Dec 17]
- > Reference
- > Q&A



Brainstorming [Sept 18 – 24]


Brainstorming to gather ideas for out project.






Specification of IP – UART [Sept 15 – Oct 1]

Specifying IP for designing - UART




Specification of IP – UART [Oct 2– Oct 30]

> Studying basic concepts for Digital circuit designs.



```
- Linear time Invariant system
        The principle of superposition 
y,(e) = a.y.(e) + b.y.(e)
                                                                                                                                                                                                                                                                                                                                                                                                          # [11/2 - 46] > # ] +
             ⇒T(ax.ca)+bx.ca) = oT(x.ca)+bT(x.ca)
                                                                                                                                                                                                                                                                                                                                                                                                                     as: representation order
      ·LTI- goten, convolution
YEA3 = T(\(\Sigma_{\text{trans}}\text{XEK}\)\(\SEA.\text{K}\))
                                                                                                                                                                                                                                                                                                                                                                           INCITATION (=> DITE = THERE)
        " I'm ... XDX] T ( S [A+]) = X[A] * hEA]
                                                                               hu [A-K]
  · Sampling.
I. (6) = U.(AT) for ATS + ((A+)) (.SA)
                                                                                                                                                                                                                                                                                                                                                                                front to me comjet do
    $ TEL = [ PACE) PACE) = (MUST) ATST CONTIT
    140 - hy (+-AT)
                                                                                                                                                                                                                                                                                                                                                                             region of the few man ( - jerne of )
                      of wash(t-T)dI
                                                                                                                                                                                                                                                                                                                                                                                h(t) = 1/- b- (t)
        -All perblic steads crist of dendrantus begung and humaic
                                                                                                                                                                                                                                                                                                                                                                         F(+) = J_0 Joo op (-J-27 ux)dx
                                                                                                                                                                                                                                                                                                                                                                           for = 5 m 5 pg F(44) eq (45, (24 + 14))
      JON= 1 / F(4) ap( = ( x ) dx
    may lig. thearen
      \begin{split} \widehat{S}(t) &= 3800 \hat{J}_{10}(t) = \sum_{i} \chi_i (m_{i+1}) \hat{J}_{i}(t+1, m_{i+1}) \\ \widehat{S}(t_{i}) &= \frac{1}{12} \cdot (1+3, m_{i}) \hat{J}_{i}(t+1, m_{i+1}) \hat{J}_{i}(t+1, m_{i+1}) \\ &= 4600 \quad \text{Max} \quad \hat{J}_{i}(t+1, m_{i+1}) \hat{J}_{i}(t+1, m_{i+1
                                                                                                                                                                                                                                                                                                                                                                         -> Praidon : Blensing, rings anti-But
: Bother words
        when it is 2007


The part of party of the pa
                                                                                                                                                                                                                                                                                                                                                                           Hans - cit como/05 5
                                                                                                                                                                                                                                                                                                                                                                         HOUR & exp c-D'ena/ap; )
                                                                                                                                                                                                                                                                                                                                                                         Hours (Dias/D
- Burlow (Garan) Transferration
  Y> 1 = E &
- Balo Quantities of a chromoso lights serves
  · En Marco : the total amount of occupy
floring is the amount of story on alcomor percenture
from a light course
        brightness: A conjective do conjeter that embedies the amount in
                                                                                      - Poorde color Inga Macasiga
```








Simple Chatting program [Oct 31– Nov 02]

Connect TX – RX and Ground pin.












Capturing the Signal [Oct 31– Nov 02]


Connect Tx and Ground to Probe.





Hardware Implementation [Oct 3 – Oct 12]


UART Block Diagram





Hardware Implementation (Cont.) [Oct 3 – Oct 12]


- UART Baud Generator
 - ➤ 50Mhz input from FPGA Clock system => 0.02us.
 - > 104.116us / 0.02us = 5208 counts to reset clock. (104.200us)





Hardware Implementation (Cont.) [Oct 3 – Oct 12]


UART Receiver State Machine





Hardware Implementation (Cont.) [Oct 3 – Oct 12]

UART Transmitter State Machine





Receiver [Oct 3 – Oct 19]


Uppercase A is being received.






Transmitter [Oct 3 – Oct 19]

Uppercase A is being transmitted





Top File [Oct 3 – Oct 19]

Uppercase A is being received and transmitted



FPGA [Oct 20 – Oct 26] (Quartus Synthesis and DE1-SoC board Upload)








FPGA [Oct 20 – Oct 26] (Quartus Synthesis and DE1-SoC board Upload)

Pin planning.

Top View - Wire Bond Cyclone V - 5CSEMA5F31C6



Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate
in_ clk	Input	PIN_AF14	3B	B3B_N0	PIN_Y27	2.5 V (default)		12mA (default)	
in_ d_rx	Input	PIN_AF25	4A	B4A_N0	PIN_AB28	2.5 V (default)		12mA (default)	
out d_tx	Output	PIN_AG25	4A	B4A_N0	PIN_AA28	2.5 V (default)		12mA (default)	1 (default)
in_ rst	Input	PIN_AA14	3B	B3B_N0	PIN_AC29	2.5 V (default)		12mA (default)	
< <new node="">></new>									



FPGA [Oct 20 – Oct 26] (Quartus Synthesis and DE1-SoC board Upload)

Summary

Flow Status Successful - Sun Nov 12 20:34:08 2023

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition

Revision Name top_uart
Top-level Entity Name top_uart

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 45 / 32,070 (< 1 %)

Total registers 102

Total pins 4 / 457 (< 1 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0


Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

Total PLLs 0 / 6 (0 %)
Total DLLs 0 / 4 (0 %)




Chapter 5: Level Shifter (Cont.) [Oct 27 – Dec 17]





Project Integration [Oct 27 – Dec 17]





Project Integration [Oct 27 – Dec 17]





Chapter 5: Result and Summary [Oct 27 – Dec 17]

Not Synthesizable


```
Туре
            Running Quartus Prime Analysis & Synthesis
> 0
            Command: quartus_map --read_settings_files=on --write_settings_files=off to;
      18236 Number of processors has not been specified which may cause overloading on :
      20030 Parallel compilation is enabled and will use 4 of the 4 processors detected
      12021 Found 1 design units, including 1 entities, in source file /verilog/uart/r_1
      12021 Found 1 design units, including 1 entities, in source file /verilog/uart/r_1
      12021 Found 1 design units, including 1 entities, in source file /verilog/uart/r_1
      12021 Found 1 design units, including 1 entities, in source file /verilog/uart/r_1
      10236 Verilog HDL Implicit Net warning at top_uart.v(15): created implicit net for
      12127 Elaborating entity "top_uart" for the top level hierarchy
      12128 Elaborating entity "rx" for hierarchy "rx:rx_U1"
      10036 Verilog HDL or VHDL warning at rx.v(29): object "t" assigned a value but nev
      12128 Elaborating entity "bg" for hierarchy "rx:rx_U1|bg:u_bg"
      12128 Elaborating entity "tx" for hierarchy "tx:tx_U1"
      10028 Can't resolve multiple constant drivers for net "d_tx" at tx.v(136)
      10029 Constant driver at tx.v(122)
      12152 Can't elaborate user hierarchy "tx:tx_U1"
  0
            Ouartus Prime Analysis & Synthesis was unsuccessful. 3 errors. 3 warnings
     293001 Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings
```

```
data output
□always @(posedge clk, negedge rst) begin
     if(!rst) begin
         d tx <= 1'b1;
     end
     else if (tx flag && (counter == 13'b1)) begin
          d_tx <= rx_data[tx_data count];</pre>
     end
     else
         d tx <= d tx;
-end
 always @(posedge clk, negedge rst) begin
     if(!rst) begin
         d tx <= 1'b1;
     end
     else if (tx flag) begin
         d tx <= rx data[0];</pre>
     end
     else
         d tx <= 1'b1;
 end
```



Result and Summary [Oct 27 – Dec 17]

- > Future improvements
 - ➤ Loop back on one Arduino.
 - > Able to transmit more than one character.
- Overview of project
 - > Could understand the fundamentals of communications.
 - ➤ Understand the basic theories in action.(Nyquist Theorem, RS232...)
 - ➤ Improve the use of an oscilloscope.(How to trigger Signals.)





Reference

- ➤ UART Diagram, https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-
 https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-
 https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-
 https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-
 https://en.wikipedia.org/wiki/Universal_asynchronous%20Receiver%2DTransmitter,and%20transmission%20speeds%20are%20configurable">https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-
 https://en.wikipedia.org/wiki/Universal_asynchronous_receiver
 https://en.wikipedia.org/wiki/Universal_asynchronous_receiver
 <a href="mailto:text=A%20Universal%20Asynchronous%20Receiver%2DTransmitter,and%20transmission%20Asynchronous%20Async
- Example of 8 QAM, https://www.wevolver.com/article/baud-rates-the-most-common-baud-rates
 rates
- > ASCII code, https://web.alfredstate.edu/faculty/weimandn/miscellaneous/ascii/ascii_index.html
- Arduino Uno pinouts, https://docs.arduino.cc/hardware/uno-rev3
- Arduino Uno Schematics, https://www.arduino.cc/en/uploads/Main/Arduino_Uno_Rev3-schematic.pdf
- ATmega16U2 Datasheet, https://ww1.microchip.com/downloads/en/DeviceDoc/doc7799.pdf
- > RS232 Connector, https://www.virtual-serial-port.org/article/what-is-serial-port/rs232-pinout/
- De1-SoC Schematic, https://people.ece.cornell.edu/land/courses/ece5760/DE1_SOC/DE1_SOC%20schematic.pdf
- ➤ De1-SoC Manual, https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=205&No=836&PartNo=4#contents
- Level Shifter, https://www.ti.com/lit/ds/symlink/txs0108e.pdf?ts=1699758033742



Q & A

